Rev.1.0

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

**Revision 1.0: Production** 

### **DEVICE ORDER INFORMATION**

SCT2460EPA 2460 OEN-10			
	SCT2460FRA	2460	QFN-10L

1) For Tape & Reel, Add Suffix R (e.g. SCT2460FRAR)

### **ABSOLUTE MAXIMUM RATINGS**

Over operating free-air temperature unless otherwise  $noted^{(1)}$ 



RT/CLK	6	Set the internal oscillator clock frequency or synchronize to an external clock. Connect a resistor from this pin to ground to set switching frequency. An external clock can be input directly to the RT/CLK pin. The internal oscillator synchronizes to the external clock frequency with PLL. If detected clocking edges stops, the operation mode automatically returns to resistor programmed frequency.
SS	7	Connect a cap to ground, program the soft start time.
EN	8	Enable pin to the regulator with internal pull-up current source. Pull below 1.1V to disable the converter. Float or connect to VIN to enable the converter. The tap of resistor divider from VIN to GND connecting EN pin can adjust the input voltage lockout threshold.
VIN	9	Input supply voltage. Connect a local bypass capacitor from VIN pin to GND pin. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
SW	10	Regulator switching output. Connect SW to an external power inductor

### **RECOMMENDED OPERATING CONDITIONS**

Over operating free-air temperature range unless otherwise noted

Vin

Input voltage range



# **ELECTRICAL CHARACTERISTICS**

 $V_{IN}$ =24V, T<sub>J</sub>=-40°C~125°C, typical value is tested under 25°C.

VIN	Operating input voltage		3.8		36	V
VIIIIII	Input UVLO Threshold	V <sub>IN</sub> rising		3.5	3.7	V
VIN_UVLO	Hysteresis			400		mV
ISHDN	Shutdown current from VIN pin	EN=0, no load		1	5	μA
lq	Quiescent current from VIN pin	EN floating, no load, non- switching, BOOT-SW=5V		25		μA

R <sub>DSON_H</sub>	High-side MOSFET on-resistance	V <sub>BOOT</sub> -V <sub>SW</sub> =5V	36	m
Rdson_L	Low-side MOSFET on-resistance		13	m

V <sub>REF</sub>	Reference voltage of FB		0.792	0.8	0.808	V
Gea	Error amplifier trans-conductance	-2µA <icomp<2µa, vcomp="1V&lt;/td"><td></td><td>300</td><td></td><td>μS</td></icomp<2µa,>		300		μS
ICOMP_SRC	EA maximum source current	VFB=VREF-100mV, VCOMP=1V		30		μA
ICOMP_SNK	EA maximum sink current	$V_{FB}=V_{REF}+100mV, V_{COMP}=1V$		30		μA
Vcomp_h	COMP high clamp			3		V
VCOMP_L	COMP low clamp			0.4		V

I <sub>LIM_HS</sub>	High-side power MOSFET peak current limit threshold	8	9	10	А
ILIM_LSSRC	Low-side power MOSFET souring current limit threshold		9		А
T <sub>HIC_W</sub>	Over current protection hiccup wait time		512		cycles
T <sub>HIC_R</sub>	Over current protection hiccup restart time		8192		cycles

Ven_h	Enable high threshold			1.18	1.25	V
V <sub>EN_L</sub>	Enable low threshold		1.03	1.1		V
VEN_HYS	Enable threshold hysteresis			80		mV
I <sub>EN_L</sub>	Enable pin pull-up current	EN=1V	1	1.5	2	μA
I <sub>EN_H</sub>	Enable pin pull-up current	EN=1.5V		5.5		uA
lss	SS pin current			3		uA

Frange_rt	Frequency range using RT mode *		100		2200	KHz
Fsw	Switching frequency	R <sub>RT</sub> =200 k (1%)	450	500	550	KHz
Frange_clk	Frequency range using CLK mode *		100		2200	KHz
Fjitter	Frequency spread spectrum in percentage of Fsw			±6		%

t



## **TYPICAL CHARACTERISTICS**



Figure 2. Efficiency vs Load Current, Vin=36V



Figure 4. Efficiency vs Load Current, Vin=12V







Figure 3. Efficiency vs Load Current, Vin=24V



Figure 5. Load Regulation (Vout=5V)



Figure 7.Clock Frequency vs RT/CLK Resistor



## FUNCTIONAL BLOCK DIAGRAM



Figure 8. Functional Block Diagram

below 1.1V. An internal 1.5uA pull up current source to EN pin allows the device enable when EN pin floats.

EN pin is a high voltage pin that can be connected to VIN directly to start up the device.

For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) shown in Figure 9 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$d_{j}$$
 L säs Ûls E $-\frac{s}{t}$  p F waiw — Ûs (2)

where

- V<sub>rise</sub> is rising threshold of Vin UVLO
- V<sub>fall</sub> is falling threshold of Vin UVLO



Figure 9. System UVLO by enable divide

The SCT2460 regulates the internal reference voltage at 0.8V with  $\pm$ 1% tolerance over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$4_{i} *_{4i \stackrel{\text{\tiny b}}{\scriptscriptstyle E} \stackrel{\text{\tiny f}}{\scriptscriptstyle E} \stackrel{\text{\tiny f}}{\scriptscriptstyle I} F \operatorname{sp} \hat{U} 4_{i} *_{4i} \stackrel{\text{\tiny h}}{\scriptscriptstyle E} \stackrel{\text{\tiny f}}{\scriptscriptstyle I}$$
(3)

where

- RFB\_TOP is the resistor connecting the output to the FB pin.
- R<sub>FB\_BOT</sub> is the resistor connecting the FB pin to the ground.

The SCT2460 features programmable soft-start time to prevent inrush current during start-up stage. The soft-start time can be programmed easily by connecting a soft-start capacitor  $C_{ss}$  ( $C_{ss}$  is the C13 on Figure 9) from SS pin to ground.

The SS pin sources an internal  $3\mu$ A current charging the external soft-start capacitor C<sub>ss</sub> when the EN pin exceeds turn-on threshold. The device adopts the lower voltage between the internal voltage reference 0.8V and the SS pin voltage as the reference input voltage of the error amplifier and regulates the output. The soft-start completes when the voltage at the SS pin exceeds the internal reference voltage of 0.8V.

The soft-start capacitor value can be calculated going with following equation 4. Attention should be taken here that the programmed soft-start time should be larger than 4ms.

$$\mathscr{W}_{\text{triangle}} \circ \circ \overset{1}{\underset{k}{\downarrow}} \mathcal{P}_{\text{triangle}} \overset{1}{\underset{rais}{\downarrow}} \frac{uQ}{r a z 8}^{\#}$$
(4)

Where:

- Css is the soft-start capacitor connected from SS pin to the ground
- $\bullet \quad t_{ss} \text{ is the soft-start time} \\$

The switching frequency of the SCT2460 is set by placing a resistor between RT/CLK pin and the ground, or synchronizing to an external clock.



In resistor setting frequency mode, a resistor placed between RT/CLK pin to the ground sets the switching frequency over a wide range from 100KHz to 2.2MHz. The RT/CLK pin voltage is typical 0.5V. RT/CLK pin is not allowed to be left floating or shorted to the ground. Use Equation 5 or the plot in Figure 10 to determine the resistance for a switching frequency



Without LDO operation mode, beyond this point the switching may become erratic and/or the output voltage will fall out of regulation. To avoid this problem, the SCT2460 LDO mode automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation.

Figure 11. LDO Operation Characteristic (Vout =5V)

The inductor current is monitored during high-side MOSFET Q1 and low-side MOSFET Q2 on. The SCT2460 implements over current protection with cycle-by-cycle limiting high-side MOSFET peak current and low-side MOSFET valley current to avoid inductor current running away during unexpected overload or output hard short condition.

When overload or hard short happens, the converter cannot provide output current to satisfy loading requirement. The inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage with FB voltage less than internal reference voltage continuously. The COMP pin voltage ramps up to high clamp voltage 3.7V typical. When COMP voltage is clamped for 512 cycles, the converter stops switching. After remaining OFF for 8192 cycles the device restarts from soft starting phase. If overload or hard short condition still exists during soft-start and make COMP voltage clamped at high for 512 cycles the device enters into turning-off mode again. When overload or hard short condition is removed, the device as



# **APPLICATION INFORMATION**



Input Voltage	24V Normal 3.8V to 36V
Output Voltage	3.3V
Maximum Output Current	6A
Switching Frequency	500 KHz
Output voltage ripple (peak to peak)	20mV
Transient Response 1.5A to 4.5A load step	Vout = 200mV
Start Input Voltage (rising VIN)	5.76V
Stop Input Voltage (falling VIN)	4.66V





The output voltage is set by an external resistor divider R5 and R6 in typical application schematic. Recommended R6 resistance is 10.2K. Use equation 6 to calculate R5.

$$4_{9} L I \frac{8_{E11}}{8_{E34}} F sp \hat{U} 4_{e}$$
 (6)

where:

•  $V_{\text{REF}}$  is the feedback reference voltage, typical 0.8V

1.8 V	12.7 K	10.2 K
2.5 V	21.5 K	10.2 K
3.3 V	31.6 K	10.2 K
5 V	53.6 K	10.2 K
12 V	143 K	10.2 K
24V	294 K	10.2 K

Higher switching frequencies support smaller profiles of output inductors and output capacitors, resulting in lower voltage and current ripples. However, the higher switching frequency causes extra switching loss, which downgrads converter's overall power efficiency and thermal performance. The 100ns minimum on-time limitation also restricts the selection of higher switching frequency. In this design, æänoderatæswitching fræqaencyroof 500 KHz is selected to achieve both small solution size and high efficiency operation.

The resistor connected from RT/CLK to GND sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 6, or determined from Figure 7.

$$4_7: 3; L \frac{\text{srrrr}}{\text{$^{\bullet} \text{TM} : $}} \text{ ce };$$
(7)

where:

• fsw is the desired switching frequency

200 KHz	500 K
330 KHz	301 K
500 KHz	200 K
1100 KHz	90.9 K



is &

higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 20%~40% of the maximum output current.

The peak-to-peak ripple current in the inductor ILPP can be calculated as in Equation 10.

Where

- I<sub>LPP</sub> is the inductor peak-to-peak current
- L is the inductance of inductor
- f<sub>SW</sub> is the switching frequency
- Vour is the output voltage
- VIN is the input voltage

Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is always used to calculate the minimum inductance required. Use Equation 11 to calculate the inductance value.

$$\cdot_{\mathcal{F}\hat{A}} \not \leftarrow \frac{8_{\hat{E}\hat{1}\hat{1}}}{B_{\hat{D}} \hat{U}. + 4\hat{U}_{\hat{E}\hat{1}\hat{1}:\hat{a}\hat{O}\hat{e}}} \hat{U}: s F \frac{8_{\hat{E}\hat{1}\hat{1}}}{8_{\hat{A}} c_{\hat{a}}\hat{O}\hat{e}};$$
(11)

Where

- L<sub>MIN</sub> is the minimum inductance required
- f<sub>sw</sub> is the switching frequency
- VOUT is the output voltage
- V<sub>IN(max)</sub> is the maximum input voltage
- IOUT(max) is the maximum DC load current
- LIR is coefficient of ILPP to IOUT

The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting an inductor, choose its rated current especially the saturation current larger than its peak operation current and RMS current also not be exceeded. Therefore, the peak switching current of inductor, I<sub>LPEAK</sub> and I<sub>LRMS</sub> can be calculated as in equation 12 and equation 13.

$$\begin{array}{c} \chi_{\dot{E}} \chi_{\circ} \dot{A} \quad t_{\hat{1}\hat{1}} \quad E \frac{\chi_{\dot{E}\hat{E}}}{t} \\ & \\ \chi_{\ddot{E}} \chi_{\dot{E}} \dot{A} \quad \vdots \quad t_{\hat{1}\hat{1}} ;^{6} \quad E \frac{s}{st} \hat{U} : \chi_{\dot{E}\hat{E}}^{6} \end{array}$$

$$(12)$$

$$(13)$$

Where

- ILPEAK is the inductor peak current
- IOUT is the DC load current
- ILPP is the inductor peak-to-peak current
- I<sub>LRMS</sub> is the inductor RMS current

In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of the device which is typically 8A. The most conservative approach is to choose an inductor with a saturation current rating greater than 8A. Because of the maximum  $I_{LPEAK}$  limited by device, the maximum output current that the SCT2460 can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a higher maximum output current.

For this design, use LIR=0.2 or 0.3, and the inductor value is calculated to be 5uH, the RMS inductor current is 6A and the peak inductor current is 7.2A. The chosen inductor is a WE 744325550, which has a saturation current



For more information <u>www.silicontent.com</u> © 2021 Silicon Content Technology Co., Ltd. All Rights Reserved 15 Product Folder Links: SCT2460

$$\hat{E}_{7} L \frac{s}{t \, \hat{e} \, \hat{U} \% \, \hat{U} 4_{8}} \tag{24}$$

The crossover frequency of converter is shown in Equation 25.

$$\hat{J}_{4} L \frac{8_{\dot{\epsilon}} *}{8_{\dot{\epsilon}} \hat{I}_{1}} \hat{U} \frac{1}{1 \hat{\epsilon}} \hat{U}_{\dot{\epsilon}} \frac{1}{1 \hat{\epsilon}} \frac{1}{1$$

The system crossover frequency, where the feedback loop has unity gain, is important. A lower crossover frequency results in slower line and load transient response. A higher crossover frequency could cause the system unstable. A recommended rule of thumb is to set the crossover frequency to be approximately 1/10 of switching frequency.

The following steps can be followed to calculate the external compensation components. Calculate the compensation resistor R4 with Equation 26 once crossover frequency is selected.

$$4_{8} L \frac{8_{\hat{E}\hat{1}\hat{1}}}{8_{\hat{c}} } \hat{U} \frac{t \, \hat{e} \, U_{\hat{E}\hat{1}\hat{1}} \, U_{\hat{B}_{4}}}{)_{\frac{3}{2} \circ} \hat{U}_{\hat{A}\hat{1}\hat{c}\hat{1}}}$$
(26)

Then calculate C7 by placing a compensation zero at or before the output stage pole.

$$\% L \frac{4_{\dot{A}} \underline{E} \circ \frac{1}{2} \dot{U} \overset{0}{\underline{P}} \underline{1} }{4 v}$$
(27)

Determine if the optional compensation capacitor C6 is required. Generally, it is required if the ESR zero  $f_{Z2}$  is located less than half of the switching frequency. Then fp3 can be used to cancel fz2. C6 can be calculated with Equation 28.

$$\% L \frac{\% \ell_{\hat{1}\hat{1}} H' 5 4}{4_8}$$
(28)

Table 3 lists typical values of compensation components for some standard output voltages with various output ceramic capacitors and inductors. The values of the compensation components have been optimized for fast transient responses and good stability. For the conditions not list in Table 3, customers can use Equation 25-Equation 27 to optimize the compensation components.





Figure 18. Over Current Release (hard short to 1A)





Figure 19. Load Transient (0.6A-5.4A, 1.6A/us)



Figure 20. Load Transient (1.5A-4.5A, 1.6A/us)



Figure 21. Output Ripple (Iload=0A)



Figure 23. Output Ripple (Iload=6A)



Figure 22. Output Ripple (Iload=100mA)



Figure 24. Thermal, 12VIN, 3.3Vout, 6A

Proper PCB layout is a critical for SCT2460's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise associated with clock frequency. The thumb of rule is to make ground trace lowest impendence and power are distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing over heat area.

2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.

3. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make sure top switching loop with power have lower impendence of grounding.

4. The bottom layer is a large ground plane connected to the ground plane on top layer by vias.

5. Output inductor should be placed close to the SW pin. The area of the PCB conductor minimized to prevent excessive capacitive coupling.

6. The RT/CLK terminal is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.

7. UVLO adjust and RT resistors, loop compensation and feedback components should connect to small signal ground which must return to the GND pin without any interleaving with power ground.

8. For achieving better thermal performance, a four-layer layout is strongly recommended.



Figure 25. PCB Layout Example



### TAPE AND REEL INFORMATION



E	F	P2	D	D1	P0	10P0
(mm)	(mm)	(mm)	(mm)	(mm)	(mm)	(mm)
1.75±0.10	5.50±0.05	2.00±0.05	1.50 <sup>&gt; 4a</sup> 5 <sup>4</sup>	1.50 <sup>&gt; 4a</sup> 6 <sup>9</sup>	4.00±0.10	40.0±0.20

