

- Wide Input Voltage Range: 2.7V-14.0V
- Wide Output Voltage Range: 4.5V-14.6V
- Fully Integrated 13m High Side FET and 11m Low Side FET
- Up to 92% Efficiency at  $V_{in}=3.6V$ ,  $V_{out}=9V$ , and  $I_{out}=3A$
- Up to 12A Switch Current and Programmable Peak Current Limit
- Load Disconnection Control with an External P-Channel MOSFET
- Typical Shut-down Current: 1uA
- Programmable Switching Frequency: 200kHz-2.2MHz
- Selectable PFM or Forced PWM Mode
- Programmable Soft Start
- Output and Feedback Overvoltage Protection
- Thermal Shutdown Protection: 150°C
- Available in DFN-20 3.5mmx4.5mm Package

- Bluetooth Audio
- Power Banks
- POS System
- E-Cigarette
- USB Power Delivery

The SCT12A1 is a high efficiency synchronous boost converter with fully integrated a 13m high-side MOSFET and an 11m low-side MOSFET, supporting 2.7V to 14V input voltage range and up to 12-A switch current. The switch current limit can be adjustable with an external resistor.

The SCT12A1 adapts constant off-time peak current control to provide fast transient. An external compensation network allows flexibility setting loop dynamics to achieve optimal transient performance at different load conditions. Using MODE pin selects either Pulse Frequency Modulation (PFM) operation or f

# SCT12A1


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT12A1	12A1	20-Lead 3.5mmx4.5mm Plastic DFN

Over operating free-air temperature unless otherwise noted<sup>(1)</sup>

DESCRIPTION	MIN	MAX	UNIT
BOOT	-0.3	23.5	V
VIN, SW, VOUT, FSW, PGATE	-0.3	18	V
VCC, LIM FB EN,SS,			

Top View: 20-Lead Plastic DFN 3.5mmx4.5mm



ENPGATEZ	12	Connect the pin to ground to enable the load disconnection control. Directly short to thermal pad under IC to reduce the C6 ground loop if grounding. 400K internal resistor connects this pin to VCC. Floating disables the load disconnection protection.
MODE	13	Operation mode selection. 270K internal resistor connects this pin to VCC. Floating or Logic high enables PFM mode. Logic low enables forced PWM mode.
VOUT	14,15,16	Boost converter output. Connect a 1uF decoupling capacitor as close to VOUT pins and power ground pad as possible to reduce the ringing voltage of SW.
FB	17	Feedback Input. Connect a resistor divider from VOUT to FB to set up output voltage. The device regulates FB to the internal reference value of 1.2V typical.
COMP	18	Output of the error amplifier and switching converter loop compensation point.
ILIM	19	Inductor peak current limit set point input. A resistor connecting this pin to ground sets current limit through low-side power FET.
AGND	20	Analog ground. Analog ground should be used as the common ground for all small signal analog inputs and compensation components. No electrical connection to PGND inside.
PGND	21	Power ground. Must be soldered directly to ground planes using multiple vias directly under the IC for improved thermal performance and electrical contact.

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	2.7	14	V
V <sub>OUT</sub>	Output voltage range	4.5	14.6	V
T <sub>J</sub>	Operating junction temperature	-40	125	°C

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>ESD</sub>	Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-2	+2	kV
	Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014specification, all pins <sup>(2)</sup>	-0.5	+0.5	kV

(1) HBM and CDM stressing are done in accordance with the ANSI/ESDA/JEDEC JS-001-2014 specification

PARAMETER	THERMAL METRIC	DFN-20L	UNIT
R <sub>JA</sub>	Junction to ambient thermal resistance <sup>(1)</sup>	38	°C/W
R <sub>JC</sub>	Junction to case thermal resistance <sup>(1)</sup>	39	

(1) SCT provides R<sub>JA</sub> and R<sub>JC</sub> numbers only as reference to estimate junction temperatures of the devices. R<sub>JA</sub> and R<sub>JC</sub> are not a characteristic of package itself, but of many other system level characteristics such as the design and layout of the printed circuit board (PCB) on which the SCT12A1 is mounted, thermal pad size, and external environmental factors. The PCB board is a heat sink that is soldered to the leads and thermal pad of the SCT12A1. Changing the design or configuration of the PCB board changes the efficiency of the heat sink and therefore the actual R<sub>JA</sub> and R<sub>JC</sub>.

# SCT12A1

$V_{IN}=3.6V$ ,  $T_J=-40^{\circ}C\sim 125^{\circ}C$ , typical values are tested under  $25^{\circ}C$ .

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b>Power Supply and Output</b>						
$V_{IN}$	Operating input voltage		2.7		14	V
$V_{OUT}$	Output voltage range		4.5V		14.6	V
$V_{IN\_UVLO}$	Input UVLO Hysteresis	$V_{IN}$ rising		2.6 200	2.7	V mV
$I_{SD}$	Shutdown current	EN=0, no load and measured on $V_{IN}$ pin		1	3	$\mu A$
$I_Q$	Quiescent current from $V_{IN}$	EN=2V, no load, no switching ENPGATEZ=floating		1		$\mu A$
	Quiescent current from $V_{OUT}$			120	200	$\mu A$
$V_{CC}$	Internal linear regulator	$I_{VCC}=5mA$ , $V_{IN}=6V$		4.8		V
<b>Reference and Control Loop</b>						
$V_{REF}$	Reference voltage of FB	FPWM mode	1.170	1.202	1.220	V
		PSM mode	1.192	1.210	1.228	V
$I_{FB}$	FB pin leakage current	$V_{FB}=1.2V$			100	nA
$G_{EA}$	Error amplifier trans-conductance	$V_{COMP}=1.5V$		190		$\mu S$
$I_{COMP\_SRC}$	Error amplifier maximum source current	$V_{FB}=V_{REF}-200mV$ , $V_{COMP}=1.5V$		20		$\mu A$
$I_{COMP\_SNK}$	Error amplifier maximum sink current	$V_{FB}=V_{REF}+200mV$ , $V_{COMP}=1.5V$		20		$\mu A$
$V_{COMP\_H}$	COMP high clamp	$V_{FB}=1V$ $R_{ILIM}=100K$		1.5		V
$V_{COMP\_L}$	COMP low clamp	$V_{FB}=1.5V$ , $R_{ILIM}=100K$ , PFM		0.6		V
<b>Power MOSFETs</b>						
$R_{DSON\_H}$	High side FET on-resistance			13		m
$R_{DSON\_L}$	Low side FET on-resistance			11		m
<b>Current Limit</b>						
$I_{LIM}$	Peak current limit	$R_{ILIM}=100k$	10.5	12	13	A
<b>Enable and Mode</b>						
$V_{EN}$	Enable high threshold	$V_{CC}=5V$			1.2	V
	Enable low threshold		0.4			V
$R_{EN}$	Enable pull down resistance			800		k
$V_{MODE}$	MODE high threshold	$V_{CC}=5V$			4	V
	MODE low threshold					

<b>SYMBOL</b>	<b>PARAMETER</b>	<b>TEST CONDITION</b>	<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNIT</b>
I <sub>PGATE</sub>	PGATE pull down current			60		uA
V <sub>PGATE_C</sub>	Clamp voltage between PGATE and VOUT			7.1	8	V
<b>Protection</b>						
V <sub>OVP_VOUT</sub>	Output overvoltage threshold Hysteresis	V <sub>OUT</sub> rising		15.4		V




Figure 1. Efficiency, Vout=9V, fsw=560KHz, PFM




Figure 2. Efficiency, Vout=9V, fsw=560KHz, PWM




Figure 3. Efficiency, Vout=12V, fsw=560KHz, 1-cell Battery




Figure 4. Efficiency, Vout=12V, fsw=560KHz, 2-cells Battery




Figure 5. Switching Frequency vs FSW Resistance




Figure 6. Inductor Peak Current Limit vs RLIM Resistance




Figure 7. Frequency vs Temperature




Figure 8. Quiescent Current vs Temperature





Figure 9. Shutdown Current vs Temperature

Figure 10. Feedback Reference Voltage vs Temperature

Figure 11. Load Regulation ( $V_{in}=3.6V$ ,  $V_{out}=9V$ )

Figure 12. Line Regulation





## Overview

The SCT12A1 device is a fully integrated synchronous boost converter, which regulates output voltage higher than input voltage. The constant off-time peak current mode control provides fast transient with pseudo fixed switching frequency. When low-side MOSFET Q1 turns on, input voltage forces the inductor current rise. Sensed voltage on low-side MOSFET peak current rises above the voltage of COMP. After the inductor current reaches the peak current, the device turns off low-side MOSFET and inductor goes through body diode of high-side MOSFET Q2 during dead time. After dead time duration, the device turns on high-side MOSFET Q2 and the inductor current decreases.

# SCT12A1

---

## Under Voltage Lockout UVLO

The SCT12A1 features UVLO protection for voltage rails of VIN, VCC and BOOT-SW from the converter malfunctioning and the battery over discharging. The default VIN rising threshold is 2.6V typical at startup and falling threshold is 2.4V typical at shutdown. The internal VCC LDO dropout voltage is about 100mV and the device is disabled when VCC falling trips 2.1V typical threshold. The internal charge pump from BOOT to SW powers the gate driver to high-side MOSFET Q2. The BOOT UVLO circuit monitors the capacitor voltage between BOOT pin and SW pin. When the voltage of BOOT to SW falls below a preset threshold 3V typical, high-side MOSFET Q2 turns off. As a result, the device works as a non-synchronous boost converter.

## Enable and Start-up

When applying a voltage higher than the EN high threshold (maximum 1.2V), the SCT12A1 enables all functions and starts converter operation. To disable converter operation, EN voltage needs fall below its lower threshold (minimum 0.4V). An internal 800K resistor connects EN pin to the ground. Floating EN pin automatically disables the device.

The SCT12A1 features programmable soft start to prevent inrush current during power-up. SS pin sources an internal 5μA current charging an external soft-start capacitor C<sub>SS</sub> when EN pin exceeds turn-on threshold. The device uses the lower voltage between the internal voltage reference 1.2V and the SS pin voltage as the reference input voltage of error amplifier and regulates the output. The soft-start completes when SS pin voltage exceeds the internal 1.2V reference. Use equation 1 to calculate the soft-start time (10% to 90%). When EN pin is pulled low to disable the device, the SS pin will be discharged to ground.

$$\text{---} \tag{1}$$

where

- t<sub>SS</sub> is the soft start time
- V<sub>REF</sub> is the internal reference voltage of 1.2V
- C<sub>SS</sub> is the capacitance connecting to SS pin
- I<sub>SS</sub> is the source current of 5uA to SS pin

## Adjustable Switching Frequency

The SCT12A1 features adjustable switching frequency from 200kHz to 2.2MHz. To set the switching frequency, an external

by the internal sensing circuitry. Once the low-side MOSFET Q1 current exceeds the limit, it turns off immediately. An external resistor connecting ILIM pin to ground sets the low-side MOSFET Q1 peak current limit threshold. Use Equation 3 or Figure 6 to calculate the peak current limit.

$$\text{---} \quad (3)$$

where:

- $I_{LIM}$  is the peak current limit
- $R_{LIM}$  is the resistance between ILIM pin to ground.

This current limit function is realized by detecting the current flowing through the low-side MOSFET. The current limit feature loses function in the output hard short circuit conditions. At normal operation, when the output hard shorts to ground, there is a direct path to short the input voltage through high-side MOSFET Q2 or its body diode even the Q2 is turned off. This could damage the circuit components and cause catastrophic failure at load circuit.

### Load Disconnection Control (SCT Patent Filed)

For both non-synchronous and synchronous boost converter, there is a non-fully controlled current path from converter input to output load through the diode or the high-side MOSFET body diode. During start up, once  $V_{IN}$  is present,  $V_{OUT}$  is moved to  $V_{IN}$  level due to the direct path from input to output even when the device is shut down or the load is not ready. The presence of unwanted output voltage before system start up sequence could cause system to latch off or malfunction. When the output shorts to ground at fault condition, the direct path causes the inductor current running away, the converter active components damages, and the catastrophic failure at load circuit.

To address the above issues, the SCT12A1 provides a solution to insert an external P-channel MOSFET to disconnect the load from the converter output in application as shown in Figure 13. Choosing a lower  $R_{dson}$  of the disconnection P-channel MOSFET Q3 reduces impact on the efficiency. The source of Q3 needs connect to  $V_{OUT}$  pin. Output capacitor is required at both  $V_{OUT}$  pin and the source of P-channel MOSFET to maintain the loop stability.

In Figure 13, connecting ENPGATEZ pin to ground enables load disconnection features of SCT12A1. PGATE pin connecting to gate of Q3 has a constant sink current pulling down capability and a resistance pulling up capability. During SCT12A1 starting up, internal circuitry softly starts up of P-channel MOSFET. When gate-source voltage of external P-channel MOSFET is lower than the threshold voltage, the Q3 is turned on and the load is connected to  $V_{OUT}$  pin. The source-gate voltage of external P-channel MOSFET is clamped up to 8V when the P-channel MOSFET is fully turned on.

To detect if SCT12A1 has serve over loading or output hard short condition, the SCT12A1 has the current sensing scheme on internal high-side MOSFET during its turn-on state as shown Figure 13. When the high side MOSFET over current is detected, SS pin is discharged to ground and the external P-channel MOSFET is turned off immediately. The load is disconnected from the converter output. When high-side MOSFET is turned off, the SCT12A1 compares the  $V_{IN}$  and  $V_{OUT}$ , if  $V_{OUT}$  is lower than  $V_{IN}$  1V, the SCT12A1 shuts off the external P-channel MOSFET and disconnect the load immediately as well.

If serve over current happens or output shorts to ground, the SCT12A1 minimizes the power dissipation by implementing hiccup mode as shown in Figure 14. For example, when internal high-side MOSFET over current triggers load disconnection protection, SS pin resets and the boost converter stops switching. After SS pin starts charging and reaches 1.2V, boost converter resumes to normal switching and starts to turn on P-channel MOSFET again. The hiccup time can be calculated with external capacitance on SS pin as shown in equation 1. If the fault condition disappears, the SCT12A1 resumes to normal operation automatically.

In extreme application case, starting up SCT12A1 with huge output capacitor C5B and heavy load might cause over current protection. Increasing C5A capacitance accordingly enables startup normally.




Figure 13. Load Disconnection Control




Figure 14. Hiccup Mode Sequence

## Over Voltage Protection and Minimum On-time

The SCT12A1 features both VOUT pin over voltage protection and the FB pin over voltage protection. If the VOUT pin is above 15.4V typical or FB pin voltage exceeds 1.32V typical, the device stops switching immediately until the VOUT pin drops below 15.2 V or FB pin voltage drops below 1.26V. The OVP function prevents the connected output circuitry from un-predictive overvoltage.

The low-side MOSFET has minimum on-time 150ns typical limitation. While the device is operating at minimum on time and further increasing Vin pushed output voltage beyond regulation point. With output and feedback over voltage protection, the converter skips pulse with turning off high-side MOSFET and prevents output running higher to damage the load.

## Forced PWM and PFM Modes

Connecting MODE pin to ground, the SCT12A1 forces the device operating at forced Pulse Width Modulation (PWM) mode with pseudo-fixed switching frequency regardless loading current. Operating in PWM mode can avoid the possible audible noise caused by lower frequency in PFM mode at light load. When the load current approaches zero, the high-side MOSFET current crosses zero and sinks current from output to maintain the constant output. Hence power efficiency in light load is much lower than heavy load.

Floating MODE pin or connecting MODE pin to VCC, the SCT12A1 works at Pulse Frequency Modulation (PFM) mode to improve the power efficiency in light load. As the load current decreasing, the COMP pin voltage decreases as resulting the inductor current down. With the load current further decreasing, the COMP pin voltage decreases and be clamped to a voltage corresponding to the ILIM/12. The converter extends the off time of high-side MOSFET Q2 to reduce the average delivered current to output. The switching frequency is lower and varied depending on loading condition. In PFM mode, the peak inductor current is fixed at around 1A and the output voltage is regulated 0.7% higher than the setting output voltage. When the inductor current decreased to zero, zero-cross detection circuitry on high-side MOSFET Q2 forces the Q2 off until the beginning of the next switching cycle. The boost converter does not sink current from the load at light load.

## Thermal Shutdown

Once the junction temperature in the SCT12A1 exceeds 150C, the thermal sensing circuit stops switching until the junction temperature falling below 130C, and the device restarts. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.

## Typical Application




Figure 15. One Cell Battery Input, 9V/3A (30W) Output with Load Disconnection Protection

### Design Parameters

Design Parameters	Example Value
Input Voltage	3.0V to 8.4V
Output Voltage	9V
Output Current	3A
Output voltage ripple (peak to peak)	100mV
Switching Frequency	560 kHz
Operation Mode	PFM

For description in the typical application section, the converter output before PMOS is specified as VOUT\_P and the converter output after PMOS is specified as VOUT in below.

### Switching Frequency

The resistor connected from FSW to SW sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 2. High frequency can reduce the inductor and output capacitor size with the tradeoff of more thermal dissipation and lower efficiency.

$$R_{FSW} = \frac{V_{IN}}{f_{SW} \cdot C_{FREQ}}$$

where:

- $f_{SW}$  is the desired switching frequency
- $T_{DELAY} = 90 \text{ ns}$
- $C_{FREQ} = 34 \text{ pF}$
- $V_{IN}$  is the input voltage
- $V_{OUT}$  is the output voltage

**Table 1. R<sub>FSW</sub> Value for Common Switching Frequencies (V<sub>in</sub>=3.6V, V<sub>out</sub>=9V, Room Temperature)**

F <sub>sw</sub>	R <sub>FSW</sub>
200 KHz	750 K
350 KHz	422 K
520 KHz	270 K
730 KHz	196 K
1000 KHz	127 K
2000 KHz	48.7 K

### Peak Current Limit

Using equation 3 the correct external resistor at ILIM pin sets the peak input current. For a typical current limit of 12A, the resistor value is 100K . The minimum current limit must be higher than the required peak switch current at lowest input voltage and the highest output power not to hit the current limit and still regulate the output voltage.

$$R_{LIM} = \frac{V_{IN}}{I_{LIM}}$$

where:

- $I_{LIM}$  is the peak current limit
- $R_{LIM}$  is the resistance of ILIM pin to ground

**Table 2. R<sub>LIM</sub> Value for Inductor Peak Current (V<sub>in</sub>=3.6V, V<sub>out</sub>=9V, L=1.5uH, Room Temperature)**

I <sub>LIM</sub>	R <sub>LIM</sub>
12 A	100 K
8 A	154 K
6.3A	200 K
4.4A	301 K

### Output Voltage

The output voltage is set by an external resistor divider R3 and R4 in typical application schematic. A minimum current of typical 20uA flowing through feedback resistor divider gives good accuracy and noise covering. The value of R3 can be calculated by equation 4.

$$R_3 = \frac{V_{OUT} \cdot R_4}{V_{REF}} \quad (4)$$

where:

- $V_{REF}$  is the feedback reference voltage, typical 1.2V

**Table 3. Feedback Resistor R<sub>3</sub> R<sub>4</sub> Value for Output Voltage (Room Temperature)**

V <sub>OUT</sub>	R <sub>3</sub>	R <sub>4</sub>
5 V	187 K	59 K
9 V	383 K	59 K
12 V	536 K	59 K

## Inductor Selection

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency. The inductor value, DC resistance, and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance values reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DC resistance, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have  $\pm 20\%$  or even  $\pm 30\%$  tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, maximum load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a boost converter, calculate the inductor DC current as in equation 5

$$\text{_____} \tag{5}$$

Where

- $V_{OUT}$  is the output voltage of the boost converter
- $I_{OUT}$  is the output current of the boost converter
- $V_{IN}$  is the input voltage of the boost converter
- $\eta$  is the power conversion efficiency

Calculate the inductor current peak-to-peak ripple,  $I_{LPP}$ , as in equation 6



user's target application with the previous calculations and bench evaluation. In this application, the WB's inductor CDMC8D28NP-1R2MC is used on SCT12A1 evaluation board.

**Table 4. Recommended Inductors**

Part Number	L (uH)	DCR Max	Saturation Current/Heat Rating Current (A)	Size Max (LxWxH mm)	Vendor
WE-HCI SMD 7443552150	1.5	5.3	17 / 14	10.5 x 10.2 x 4.0	WurthElektronix
CDMC8D28NP-1R2MC	1.2	7.0	12.2 / 12.	9.5 x 8.7 x 3.0	Sumida

### Input Capacitor Selection

For good input voltage filtering, choose low-ESR ceramic capacitors. A 0.1μF ceramic bypass capacitor is recommended to be placed as close as possible to the VIN pin of the SCT12A1. A ceramic capacitor of more than 1.0μF is required at the VCC pin to get a stable operation of the internal LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasitic inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally, 2x 22μF input capacitance is recommended for most applications. Choose the right capacitor value carefully by considering high-capacitance ceramic capacitors DC bias effect, which has a strong influence on the final effective capacitance.

### Output Capacitor Selection

For small output voltage ripple, choose a low-ESR output capacitor like a ceramic capacitor. Typically, three 22μF ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Due to a capacitor's derating under DC bias, the bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the equation 8 and 9 to calculate the minimum

# SCT12A1

---

VOUT pin voltage in the application. As a result, the low  $R_{dson}$  and low threshold P-channel MOSFET is preferred. Table 5 shows the recommended P-channel MOSFET details.

**Table 5. Recommended External P-channel MOSFET**

Part Number ±	$R_{dson}$ (m $\Omega$ )	$I_D$ (A)	Max $V_{DS}$ (V)	Max $V_{GS}$ (V)	Vendor
FDMC612PZ	8.4	14	-20	±12	Fairchild
CSD25404Q3	5.5	18	-20	±12	Texas Instruments

## Loop Stability

An external loop compensation network comprises resi

Vend3632.832

Vend3632.8W6re3.21f12/4

5.5QW6re3.25 8 <</4 n/F3

The next step is to choose the loop crossover frequency,  $f_c$ . The higher frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency,  $f_{sw}$ , or 1/5 of the RHPZ frequency,  $f_{RHPZ}$ .

Then set the value of R5, C8, and C9 in typical application circuit by following these equations.

$$\text{_____} \tag{15}$$

where

- $f_c$  is the selected crossover frequency.

$$\text{_____} \tag{16}$$

$$\text{_____} \tag{17}$$

If the calculated value of C9 is less than 10pF, it can be left open. Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output voltage ringing during the line and load transient.

## Application Waveforms

Test Condition:  $V_{IN}=3.6V$ ,  $V_{OUT}=9V$ ,  $T_a=27\text{ C}$ .




Figure 16. Switching Waveforms and Output Ripple in PWM




Figure 17. Switching Waveforms and Output Ripple in DCM




Figure 18. Switching Waveforms in PFM




Figure 19. Power Up




Figure 20. Power Down




Figure 21. Load Transient  
( $V_{out}=9V$ ,  $I_{out}=2A$  to  $3A$ ,  $SR=250mA/\mu s$ )




Figure 22. PSM, Output Hard Short with 0A Load




Figure 23. PSM, Output Hard Short Recovery



Figure 24. Output Hard Short with 3A Load




Figure 25. Soft Start with Output Hard Short

### Layout Guideline

The regulator could suffer from instability and noise problems without careful layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling. The input capacitor needs to be close to the VIN pin and ground pad to reduce the input supply ripple. The placement and ground trace for C6 is critical for the performance of SW ringing voltage. Place capacitor C6 as close to VOUT pins and power ground pad as possible to reduce high frequency ringing voltage on SW pin. Connect ENPGATEZ pin to power ground pad under IC to reduce the ground trace impedance of C6, if ENPGATEZ grounding.

The layout should also be done with well consideration of the thermal. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. The bottom layer is a large ground plane connected to the PGND plane and AGND plane on top layer by vias. Since thermal pad is electrical power ground of the device, improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. It is recommended 8mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.




Figure 26. PCB Layout Example Top Layer

## Thermal Considerations


The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual power dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using Equation 18.

$$\text{---} \quad (18)$$

where


- $T_A$  is the maximum ambient temperature for the application.
- $R_{JA}$  is the junction-to-ambient thermal resistance given in the Thermal Information table.

SCT12A1 DFN package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance  $R_{JA}$  of the package greatly depends on the PCB type, layout, thermal pad connection and environmental factor. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



TOP VIEW

BOTTOM VIEW



SIDE VIEW


SYMBOL	Unit: Millimeter		
	MIN	TYP	MAX
A	0.85	0.9	0.95
A1	—	0.01	0.05
b	0.18	0.25	0.30
c	0.18	0.20	0.25
D	4.40	4.50	4.60
D2	3.10	3.20	3.30
D3	3.85REF		
e	0.50BSC		
e1	0.75BSC		
e2	0.25BSC		
Nd	3.50BSC		
E	3.40	3.50	3.60
E2	2.10	2.20	2.30
E3	0.35REF		
E4	0.75REF		
L	0.35	0.40	0.45
h	0.20	0.25	0.30

**NOTE:**

1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
2. Drawing not to scale.
3. All linear dimensions are in millimeters.
4. Thermal pad shall be soldered on the board.
5. Dimensions of exposed pad on bottom of package do not include mold flash.
6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.


# SCT12A1

Device	Package Type	Pins	SPQ
SCT12A1DHKR	DFN	20	3000



## REEL DIMENSIONS

Reel Width	A	B	C	D	t
12	$\text{Ø}329\pm 1$	$12.8\pm 1$	$\text{Ø}100\pm 1$	$\text{Ø}13.3\pm 0.3$	$2.0\pm 0.3$



## TYPE DIMENSIONS

W (mm)	A0 (mm)	B0 (mm)	K0 (mm)	t (mm)	P (mm)
$12\pm 0.30$	$3.80\pm 0.10$	$4.80\pm 0.10$	$1.18\pm 0.10$	$0.30\pm 0.05$	$8\pm 0.10$

E (mm)	F (mm)	P2 (mm)	D (mm)	D1 (mm)	P0 (mm)	10P0 (mm)
$1.75\pm 0.10$	$5.50\pm 0.10$	$2.00\pm 0.10$	$1.55\pm 0.10$	1.50MIN	$4.00\pm 0.10$	$40.0\pm 0.20$



PART NUMBERS	DESCRIPTION	COMMENTS
SCT12A0	10-A Fully-integrated Synchronous Boost Converter	Vin=2.7V-14V, 12A switch peak current No load disconnection control




Figure 27. SCT12A0 Typical Application

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee the third party Intellectual Property rights are not infringed upon when integrating Silicon Content Technology (SCT) products into any application. SCT will not assume any legal responsibility for any said applications.