NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Rev 1.0: Released to Market.

Rev 1.1: Update Rdson data and VFB accuracy

Rev 1.2: Add Vsw ABS max rating for pulse，Correct a typo(I_{EN_HYS} to 5.5uA) in EC table.

Rev 1.3: Update EN description in Page 3 and Page 8.

Rev 1.4: Update Figure 15.

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT2230ATVA	2230	SOT563-6L

* (1) FOR TAPE & REEL, ADD SUFFIX R (E.G. SCT2230ATVAR).

Over operating free-air temperature unless otherwise noted[1]

SYMBOL	RATING	UNIT
V_{IN}	-0.3 to 20	V
V_{SW}	-1 to 20	V
V_{SW} (<10ns)	-2.5 to 22	V
V_{BST}	V_{SW}-0.3 to V_{SW}+6	V
V_{FB}	-0.3 to 6.5	V
V_{EN}	-0.3 to 6.5	V
T_J [2]	-40 to 125	°C
T_{STG}	-65 to 150	°C

SOT563 Top View

(1.6mm x 1.6mm)

(1) Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.
(2) The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime

NAME	PIN	PIN FUNCTION
VIN	1	Power supply input. VIN supplies the power to the IC, as well as the step-down converter switches. Drive VIN with a 4.2V to 17V power source. Bypass VIN to GND with a suitably large capacitor to eliminate noise on the input to the IC. See Input Capacitor.
SW	2	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load. Note that a capacitor is required from SW to BST to power the high-side switch.
GND	3	Power ground. Must be soldered directly to ground plane.
BST	4	Power supply for the high-side power MOSFET gate driver. Must connect a 0.1uF or greater ceramic capacitor between BST pin and SW node.
EN	5	Enable logic input. Floating the pin enables the device. The device has precision enable thresholds 1.18V rising / 1.1V falling for programmable UVLO threshold and hysteresis.
FB	6	

V_{IN}=12V, T_J=-40°C~125°C, typical values are tested under 25°C.

| SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power Supply and Output						
V_{IN}	Operating input voltage		4.2		17	V
V_{IN_UVLO}	Input UVLO	V_{IN} rising		4.0	4.15	V
	Hysteresis			300		mV
I_{SD}	Shutdown current	EN=0, No load, VIN=12V		1.5	5	uA
I_Q	Quiescent current	EN=2V, No load, No switching. VIN=12V. BST-SW=5V		155		uA
Enable, Soft Start and Working Modes						
V_{EN_H}	Enable high threshold			1.18	1.25	V
V_{EN_L}	Enable low threshold		1.03	1.1		V
I_{EN}	Enable pin input current	EN=1V	1	1.5	2	uA
I_{EN_HYS}	Enable pin hysteresis current	EN=1.5V		5.5		uA

Figure 1. SCT2230A Efficiency, Vin=12V

Figure 2. VOUT Vs. VIN

Figure 3. Load Regulation

Figure 4. FB Voltage Vs. Temperature

Figure 5. UVLO Vs. Temperature

Figure 6. Quiescent Current Vs. Temperature

Adaptive On-time Control

The SCT2230A device is 4.2-17V input, 3A output, synchronous step-down converters with internal power MOSFETs. Adaptive constant on-time (ACOT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET is turned on for a fixed one shot time ON-time period. The one shot time   - by-cycle based to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. SCT2230A turns off high-side MOSFET after the fixed on time and turns on the low-side MOSFET. SCT2230A turns off the low-side MOSFET once the output voltage dropped below the output regulation, the one-shot timer then reset and the high-side MOSFET is turned on again. The on-time is inversely proportional to the input voltage and proportional to the output voltage. It can be calculated using the following equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{IN} \cdot f_S} \tag{1}$$

Where:

VOUT is the output voltage.
VIN is the input voltage.
fs is the switching frequency.

After an ON-time period, the regulator goes into the OFF-time period. The OFF-time period length depends on VFB in most cases. It will end when the FB voltage decreases below 0.8V, at which point the ON-time period is triggered. If the OFF-time period is less than the minimum OFF time, the minimum OFF time will be applied, which is around 200ns typical.

Power Saving Mode (PSM)

The SCT2230A is designed with Power Save Mode (PSM) at light load conditions for high power efficiency. The regulator automatically reduces the switching frequency and extends Toff while no Ton changing during the light load condition to get high efficiency and low output ripple. As the output current decreases from heavy load condition, the inductor current decreases as well, eventually nearing zero current, this is the boundary between CCM and DCM. The low side MOSFET is turned off when the inductor current reaches zero level. The load is provided only by output capacitor, when FB voltage is lower than 0.8V, the next ON cycle begins. The on-time is the minimum on time that benefits for decreasing VOUT ripple at light load condition. When the output current increases from light to heavy load the switching frequency increases to keep output voltage. The transition point to light load operation can be calculated using the following equation (2):

$$I_{LOAD} = \frac{V_{IN} - V_{OUT}}{2L} \cdot T_{ON} \tag{2}$$

Where:

TON is on-time

VIN Power

The SCT2230A is designed to operate from an input voltage supply range between 4.2V to 17V, at least 0.1uF decoupling ceramic cap is recommended to bypass the supply noise. If the input supply locates more than a few inches from the converter, an additional electrolytic or tantalum bulk capacitor or with recommended 10uF may be required in addition to the local ceramic bypass capacitors.

Under Voltage Lockout UVLO

The SCT2230A Under Voltage Lock Out (UVLO) default startup threshold is typical 3.9V with VIN rising and shutdown threshold is 3.6V with VIN falling. The more accurate UVLO threshold can be programmed through the precision enable threshold of EN pin.

Enable and Start up

When applying a voltage higher than the EN high threshold (typical 1.18V/rise), the SCT2230A enables all functions and the device starts soft-start phase. The SCT2230A has the built in 2ms soft-start time to prevent the output overshoot and inrush current. When EN pin is pulled low, the internal SS net will be discharged to ground. Buck operation is disabled when EN voltage falls below its lower threshold (typically 1.1V/fall).

An internal 1.5uA pull up current source connected from internal LDO power rail to EN pin guarantees that floating EN pin automatically enables the device. For the application requiring higher VIN UVLO voltage than the default setup, there is a 5.5uA hysteresis pull up current source on EN pin which configures the VIN UVLO voltage with an off-chip resistor divider R3 and R4, shown in Figure 7. The resistor divider R3 and R4 are calculated by equation (3) and (4).


Figure 7. Adjustable VIN UVLO

$$\qquad\qquad (3)$$

$$\qquad\qquad (4)$$

Where:

- Vstart: Vin rise threshold to enable the device
- Vstop: Vin fall threshold to disable the device
- I_1=1.5uA
- I_2=5.5uA
- V_{ENR}=1.18V
- V_{EMF}=1.1V

Over Current Protection (OCP) and Hiccup Mode

In each switching cycle, the inductor current is sensed by monitoring the low-side MOSFET during the OFF period. When the voltage between GND pin and SW pin is lower than the over current threshold voltage, the OCP will be triggered and the controller keeps the OFF state. A new switching cycle will begin only when the measured voltage is higher than limit voltage. If output loading continues to increase, output will drop below the UVP, and SS pin is discharged such that output is 0V. Then the device will count for 7 cycles of soft-start time for hiccup waiting time and restart normally after 7 cycles soft-start period.

Bootstrap Voltage Regulator

An external bootstrap capacitor between BST and SW pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and low-side power MOSFET is on.

Thermal Shutdown

Once the junction temperature in the SCT2230A exceeds 160°C, the thermal sensing circuit stops converter switching and restarts with the junction temperature falling below 140°C. Thermal shutdown prevents the damage on device during excessive heat and power dissipation condition.

SCT2230A

Typical Application

Figure 8. 12V Input, 3.3V/3A Output

Design Parameters

Design Parameters	Example Value
Input Voltage	12V
Output Voltage	3.3V
Output Current	3A
Switching Frequency	750kHz

Choose the right capacitor value carefully with considering high-capacitance ceramic capacitors DC bias effect, which has a strong influence on the final effective capacitance.

Inductor Selection

The performance of   avior, loop stability, and buck converter efficiency. The inductor value, DC resistance (DCR), and saturation current influences both efficiency and the magnitude of the output voltage ripple. Larger inductance value reduces inductor current ripple and therefore leads to lower output voltage ripple. For a fixed DCR, a larger value inductor yields higher efficiency via reduced RMS and core losses. However, a larger inductor within a given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation.

To calculate the current in the worst case, use the maximum input voltage, minimum output voltage, maxim load current and minimum switching frequency of the application, while considering the inductance with -30% tolerance and low-power conversion efficiency.

For a buck converter, calculate the inductor minimum value as shown in equation (6).

$$\rule{4cm}{0.4pt}$$ (6)

Where:

K_{IND} is the coefficient of inductor ripple current relative to the maximum output current.

Therefore, the peak switching current of inductor, I_{LPEAK}, is calculated as in equation (7).

$$\rule{1cm}{0.4pt}$$ (7)

Set the current limit of the SCT2230A higher than the peak current I_{LPEAK} and select the inductor with the saturation current higher than the current limit. The   the core loss significantly affect the efficiency of power conversion. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates hi

Output Feedback Resistor Divider Selection

The SCT2230A features external programmable output voltage by using a resistor divider network R1 and R2 as shown in the typical application circuit Figure 8. Use equation (8) to calculate the resistor divider values.

$$\overline{}$$

(8)

Table 2. Recommended Component Selections

Output Voltage (V)	R1 (kΩ)	R2 (kΩ)	L (µH)	C1 (µF)	C2 (µF)	C3 (nF)
1.2						

Application Waveforms

Figure 9. SW node waveform and Output Ripple
VIN=12V, IOUT=3A

Figure 10. SW node Waveform and Output Ripple
VIN=12V, IOUT=10mA

Figure 11. Power Up
VIN=12V, VOUT=3.3V, IOUT=3A

**Figure 12. Power Down**
VIN=12V, VOUT=3.3V, IOUT=3A

**Figure 13. Load Transient**
VOUT=3.3V, IOUT=0.3A to 2.7A, SR=250mA/us

Figure 14. Load Transient
VOUT=3.3V, IOUT=0.75A to 2.25A, SR=250mA/us

SCT2230A

Layout Guideline

The regulator could suffer from instability and noise problems without carefully layout of PCB. Radiation of high-frequency noise induces EMI, so proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize coupling. The input capacitor needs to be very close to the VIN pin and GND pin to reduce the input supply ripple. Place the capacitor as close to VIN pin as possible to reduce high frequency ringing voltage on SW pin as well. Figure 15 is the recommended PCB layout of SCT2230A.

The layout needs be done with well consideration of the thermal. A large top layer ground plate using multiple thermal vias is used to improve the thermal dissipation. The bottom layer is a large ground plane connected to the top layer ground by vias.


Figure 15. PCB Layout Example

Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation, $P_{D(max)}$, and keep the actual power dissipation less than or equal to $P_{D(max)}$. The maximum-power-dissipation limit is determined using Equation (9).

$$\overline{\qquad} \tag{9}$$

where

      T_A is the maximum ambient temperature for the application.
      R   is the junction-to-ambient thermal resistance given in the Thermal Information table.

The real junction-to-ambient thermal resistance R   of the package greatly depends on the PCB type, layout, thermal pad connection and environmental factor. Using thick PCB copper and soldering the GND to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also enhance the thermal capability.

SOT563 TOP VIEW

SOT563   BOTTOM VIEW

SOT563 SIDE VIEW

SYMBOL	Unit: Millimeter		
	MIN	TYP	MAX
A	0.53		0.6
A1	0.000		0.05
b	0.19		0.27
b1	0.18	0.2	0.23
c	0.11		0.16
c1	0.1	0.11	0.12
D	1.5	1.6	1.7

NOTE:

1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
2. Drawing not to scale.
3. All linear dimensions are in millimeters.
4. Thermal pad shall be soldered on the board.
5. Dimensions of exposed pad on bottom of package do not include mold flash.
6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.